Channel-5 Capture Mode Register (Pwmch5Cmr); Channel-5 Capture Register (Pwmch5Cr) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

Reset value : 0x0000_0000
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[1:0] PEEE – PWM output Enable and External input Enable
00 : PWM output is disable and external input is disable.
01 : PWM output is disable and external input is enable.
10 : PWM output is enable and external input is disable.
18.14.12

Channel-5 Capture Mode Register (PWMCH5CMR)

Base address : 0x4000_5500
Address offset : 0x2C
Reset value : 0x0000_0000
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[0] CM – Capture mode
0 : Timer/Counter is captured when external input signal is rising edge.
1 : Timer/Counter is captured when external input signal is falling edge.
18.14.13

Channel-5 Capture Register (PWMCH5CR)

Base address : 0x4000_5500
Address offset : 0x30
Reset value : 0x0000_0000
31
W7500 Datasheet Version1.0.0
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
23
22
21
res
res
res
7
6
5
res
res
res
23
22
21
res
res
res
7
6
5
res
res
res
CR
R
20
19
18
17
res
res
res
res
4
3
2
1
res
res
res
PEEE
20
19
18
17
res
res
res
res
4
3
2
1
res
res
res
res
352 / 512
16
res
0
R/W
16
res
0
CM
R/W
0

Advertisement

Table of Contents
loading

Table of Contents