Wiznet W7500 Reference Manual page 440

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

Writing 0 has no effect
[3]STOEM – STOP detection flag clear (master mode)
Writing a 1 to this bit clears the STOP bit in the I2C1_ISR register
Writing 0 has no effect
[4] STAEM – START detection flag clear (master mode)
Writing a 1 to this bit clears the STA bit in the I2C1_ISR register
Writing 0 has no effect
[31:5] Reserved, must be kept at reset value
440 / 512
W7500 Datasheet Version1.0.0

Advertisement

Table of Contents
loading

Table of Contents