Channel-0 Periodic Mode Register (Pwmch0Pdmr); Channel-0 Dead Zone Enable Register (Pwmch0Dzer) - Wiznet W7500 Reference Manual

Internet offload processor

Hide thumbs Also See for W7500:

Table of Contents

Reset value : 0x0000_0000

[31:0] CR – Capture Register

Capture register. The CR is loaded with the value of the TC when external

input signal is triggered.

Channel-0 Periodic Mode Register (PWMCH0PDMR)

Base address : 0x4000_5000

Address offset : 0x34

Reset value : 0x0000_0000

[0] PDM – Periodic Mode

0 : Periodic mode. When the TC is reached to the LR, the TC returns to 0

and then continues counting periodically.

1 : One-shot mode. When the TC is reached to the LR, the TC returns to 0

and then stops counting.

Base address : 0x4000_5000

Address offset : 0x38

Reset value : 0x0000_0000

W7500 Datasheet Version1.0.0