Figure 32 Counter Mode With Rising And Falling Edge; Figure 33 Timer/Counter Timing Diagram With Match Interrupt - Wiznet W7500 Reference Manual

External
Input
Start/Stop
Register
Rising edge
detect
Falling edge
detect
Timer/Counter 0

Figure 32 Counter mode with rising and falling edge

Prescaler description
The PWM has 6-bit prescale counter(PC) and the prescaler can divide the Timer/Counter
clock frequency. Users can control it by Prescale Register(PR).
Figure 33 and Figure 34 shows some examples of the Timer/Counter timing with prescale
register is 2, match register is 2, limit register is 12, timer mode, periodic mode, up-count
mode, and no interrupt clear.
PWMCLK
Start/Stop
Register
Prescale
Counter
Timer/Counter
Prescale Counter
Overflow
Match Interrupt
Interrupt
Register[2:0]

Figure 33 Timer/Counter timing diagram with match interrupt

W7500 Datasheet Version1.0.0
1
0 1 2 0 1
0 1
0
2 3
2 0 1 2 0
2
4
1 2 0 1 2
3 4
1
295 / 512