I2C1 Transmit Register(I2C1_Txr); I2C1 Receive Register(I2C1_Rxr) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

These bits should be written with the 7-bit slave address to be sent.
[31:8] Reserved, must be kept at reset value
21.6.7

I2C1 Transmit Register(I2C1_TXR)

Address offset: 0x18
Reset value: 0x0000_00FF
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[7:0] TXD – 8-bit transmit data
Data byte to be transmitted to the ��
[31:8] Reserved, must be kept at reset value
21.6.8

I2C1 Receive Register(I2C1_RXR)

Address offset: 0x1C
Reset value: 0x0000_0000
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[7:0] RXD – 8-bit receive data
Data byte received from the ��
[31:8] Reserved, must be kept at reset value
W7500 Datasheet Version1.0.0
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
2
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
2
bus.
23
22
21
20
res
res
res
res
7
6
5
4
TXD
R/W
bus.
23
22
21
20
res
res
res
res
7
6
5
4
19
18
17
16
res
res
res
res
3
2
1
0
19
18
17
res
res
res
3
2
1
RXD
R
437 / 512
16
res
0

Advertisement

Table of Contents
loading

Table of Contents