Dual Timers; Introduction; Features; Figure 42 Block Diagram Of Dualtimer - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

19

Dual timers

19.1

Introduction

The dual timer consists two programmable 32-bit or 16-bit Free-running counters(FRCs) that
can generate interrupts when they reach 0. There are two dual timers and 4 FRCs. One dual
timers has one interrupt handler, resulting in two interrupts of timers. Also one dual timer
has one clock but two clock enable signals. Users can select one repetition modes one-shot
or wrapping mode, and wrapping mode consists free-running and periodic mode. Two FRCs
are one set so two FRCs has one clock, reset, and interrupt but each FRC has an individual
clock enable.
19.2

Features

One dual timer has two Free-Running Counters(FRCs).
One dual timer has one interrupt handler and one clock.
One dual timer has two clock enable signals.
There are 2 dual timers.
A 32-bit or a 16-bit down counter.
One of the following repetition modes: one-shot and wrapping mode.
One of the following wrapping modes: Free-running and periodic mode.
There is a prescaler that can divide down the clock rate by 1, 16, or 256.
Interrupt
W7500 Datasheet Version1.0.0
Control
Load
BG Load
Value
Control
IntClear
RIS
Prescale counter
MIS
Clear
Interrupt Register

Figure 42 Block diagram of Dualtimer

Load
BG Load
Value
16-bit or 32-bit
Counter
0x0000_0000
=
Interrupt
378 / 512

Advertisement

Table of Contents
loading

Table of Contents