Dual Timer1_0 Registers (Base Address : 0X4000_2000); Timer1_0 Load Register(Dualtimer1_0Timerload); Timer1_0 Value Register(Dualtimer1_0Timervalue); Timer1_0 Control Register(Dualtimer1_0Timercontrol) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

19.10

Dual timer1_0 Registers (Base address : 0x4000_2000)

19.10.1

Timer1_0 Load Register(DUALTIMER1_0TimerLoad)

Base address : 0x4000_2000
Address offset : 0x00
Reset value : 0x0000_0000
31
[31:0] TLR – Timer Load Register
This register contains the value from which the counter is to decrement.
This is the value used to reload the counter when Periodic mode is enabled,
and the current count reaches 0.
19.10.2

Timer1_0 Value Register(DUALTIMER1_0TimerValue)

Base address : 0x4000_2000
Address offset : 0x04
Reset value : 0xFFFF_FFFF
31
[31:0] TVR – Timer Value Register
This register provides the current value of the decrementing counter.
19.10.3

Timer1_0 Control Register(DUALTIMER1_0TimerControl)

Base address : 0x4000_2000
Address offset : 0x08
Reset value : 0x0000_0020
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[0] OC – One-shot Count
0 : Wrapping mode, default.
W7500 Datasheet Version1.0.0
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
TLR
R/W
TVR
R
23
22
21
res
res
res
7
6
5
TE
TM
IE
R/W
R/W
R/W
20
19
18
17
res
res
res
res
4
3
2
1
res
TP
TS
R/W
R/W
394 / 512
0
0
16
res
0
OC
R/W

Advertisement

Table of Contents
loading

Table of Contents