Uart(Universal Asynchronous Receive Transmit); Introduction; Features; Functional Description - Wiznet W7500 Reference Manual

22

UART(Universal Asynchronous Receive Transmit)

22.1

Introduction

The UART supports synchronous one-way communication, half-duplex single wire
communication, and multiprocessor communications(CTS/RTS).
22.2

Features

Serial-to-parallel conversion on data received from a peripheral device
-
Parallel-to-serial conversion on data transmitted to the peripheral device
-
Data size of 5,6,7 and 8 its
-
One or two stop bits
-
Even, odd, stick, or no-parity bit generation and detection
-
Support of hardware flow control
-
Programmable FIFO disabling for 1-byte depth.
-
Programmable use of UART or IrDA SIR input/output
-
False start bit detection
-
22.3

Functional description

UART bidirectional communication requires a minimum of two pins: RX, TX
The frame are comprised of:

An Idle Line prior to transmission or reception

A start bit

A data word (8 or 9 bits) least significant bit first

1, 1.5, 2 Stop bits indicating that the frame is complete

The USART interface uses a baud rate generator

A status register (UART1_RISR)

data registers (UART1DR)
 A baud rate register (UART1_IBRD,UART1_FBRD)
W7500 Datasheet Version1.0.0
442 / 512