Capture Event; Figure 38 Pwm Waveform With Dead Zone Counter; Figure 39 Capture Event With No Interrupt Clear - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

PWMCLK
Start/Stop
Register
Dead zone
0
Counter
Timer/Counter
PWM
output
Inverted PWM
output
Dead zone
counter register
Match
register
18.3.6

Capture event

Each PWM channel can capture its Timer/Counter value when an external input signal
changes. Any channel could use any method of rising or falling edges. If capture interrupt is
enabled, capture interrupt occurs when the external input signal is toggled. The
Timer/Counter value is saved in Channel-n Capture Register(CHn_CR) and the capture
register is not overwritten until capture interrupt is cleared. Figure 39 shows the capture
event timing diagram. There is no interrupt clear, so second capture does not save during
second rising edge detection.
External
Input
Rising edge
detect
Timer/Counter
Capture Interrupt
Capture
0
register
Capture Interrupt
clear
Interrupt
0
Register[2:0]
W7500 Datasheet Version1.0.0
1
2
3
0
1
2

Figure 38 PWM waveform with dead zone counter

10
11

Figure 39 Capture event with no interrupt clear

0
1
3
4
5
3
4
12
13
10
4
2
3
6
11
14
299 / 512

Advertisement

Table of Contents
loading

Table of Contents