Register Map; Table 33 Dual Timer 1_0 Register Map And Reset Values - Wiznet W7500 Reference Manual

19.11

Register map

The following Table 33 summarizes the Dual timer 1_0 registers.
Offset Register
DUALTIMER1_0TimerLoad
0x00
0
reset value
DUALTIMER1_0TimerValue
0x04
reset value 1
DUALTIMER1_0TimerControl
0x08
reset value
DUALTIMER1_0TimerIntClr
0x0C
reset value
DUALTIMER1_0TimerRIS
0x10
reset value
DUALTIMER1_0TimerMIS
0x14
reset value
DUALTIMER1_0TimerBGLoad
0x18
0
reset value
W7500 Datasheet Version1.0.0

Table 33 Dual timer 1_0 register map and reset values

0 0 0 0 0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0
TLR
0 0 0 0 0 0 0 0 0 0 0 0
TVR
1 1 1 1 1 1 1 1 1 1 1 1
0
BGL
0 0 0 0 0 0 0 0 0 0 0 0
비고
Timer1_0 Load Register
0 0 0 0 0 0 0
Timer1_0 Value Register
1 1 1 1 1 1 1
Timer1_0 Control Register
0 1 0 0 0 0
Timer1_0 Interrupt Clear
Register
Write only register
Timer1_0 Raw Interrupt Status
Register
0
Timer1_0 Masked Interrupt
Status Register
0
Timer1_0 Background Load
Register
0 0 0 0 0 0 0
398 / 512