Register Map; Table 28 Pwm Channel 7 Register Map And Reset Values - Wiznet W7500 Reference Manual

18.19

Register map

The following Table 28 summarizes the PWM Channel-5 registers.
Offset Register
PWMCH7IR
0x00
reset value
PWMCH7IER
0x04
reset value
PWMCH7ICR
0x08
reset value
PWMCH7TCR
0x0C
reset value 0 0 0
PWMCH7PCR
0x10
reset value
PWMCH7PR
0x14
reset value
PWMCH7MR
0x18
0 0 0
reset value
PWMCH7LR
0x1C
1 1 1
reset value
PWMCH7UDMR
0x20
reset value
PWMCH7TCMR
0x24
reset value
PWMCH7PEEER
0x28
reset value
PWMCH7CMR
0x2C
reset value
PWMCH7CR
0x30
0 0 0
reset value
PWMCH7PDMR
0x34
reset value
PWMCH7DZER
0x38
reset value
PWMCH7DZCR
0x3C
reset value
W7500 Datasheet Version1.0.0

Table 28 PWM channel 7 register map and reset values

0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0
TCR
0 0 0 0 0 0 0 0 0 0 0
MR
0 0 0 0 0 0 0 0 0 0 0
LR
1 1 1 1 1 1 1 1 1 1 1
CR
0 0 0 0 0 0 0 0 0 0 0
DZC
0 0 0 0
비고
Channel-7 interrupt register
0 0 0
Channel-7 interrupt enable register
0 0 0
Channel-7 interrupt clear register
Write only register
Channel-7 Timer/Counter Register
0 0 0 0 0 0
Channel-7 Prescale Counter
PCR
Register
0 0 0 0 0 0
PR
Channel-7 Prescale Register
0 0 0 0 0 0
Channel-7 Match Register
0 0 0 0 0 0
Channel-7 Limit Register
1 1 1 1 1 1
Channel-7 Up-Down Mode Register
0
Channel-7 Timer/Counter Mode
TCM
Register
0 0
Channel-7 PWM output Enable and
PEEE
External input Enable Register
0 0
Channel-7 Capture Mode Register
0
Channel-7 Capture Register
0 0 0 0 0 0
Channel-7 Periodic Mode Register
0
Channel-7 Dead Zone Enable
Register
0
Channel-7 Dead Zone Counter
Register
0 0 0 0 0 0
373 / 512