Channel-6 Prescale Counter Register (Pwmch6Pcr); Channel-6 Prescale Register (Pwmch6Pr) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

31
[31:0] TCR – Timer/Counter register
Timer/Counter register. These register hold the current values of the
Timer/Counter(TC). The TC is incremented every PR cycles. When the TC is
reached to value of match register, the match interrupt is occurred and
PWM output waveform becomes 0. When the TC is reached to the value of
limit register, the overflow interrupt is occurred, the TC is reset as 0.
18.16.5

Channel-6 Prescale Counter Register (PWMCH6PCR)

Base address : 0x4000_5600
Address offset : 0x10
Reset value : 0x0000_0000
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[5:0] PC – Prescale Counter register
Prescale Counter register. These registers hold the current values of prescale
counter(PC). The PC is incremented to the value stored in PR. When the PC
is reached to PR, the TC is incremented and the PC is reset as 0.
18.16.6

Channel-6 Prescale Register (PWMCH6PR)

Base address : 0x4000_5600
Address offset : 0x14
Reset value : 0x0000_0000
31
30
29
28
res
res
res
res
W7500 Datasheet Version1.0.0
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
27
26
25
24
res
res
res
res
TCR
R
23
22
21
res
res
res
7
6
5
res
res
23
22
21
res
res
res
20
19
18
17
res
res
res
res
4
3
2
1
PCR
R
20
19
18
17
res
res
res
res
358 / 512
0
16
res
0
16
res

Advertisement

Table of Contents
loading

Table of Contents