Channel-3 Pwm Output Enable And External Input Enable Register; (Pwmch3Peeer); Channel-3 Capture Mode Register (Pwmch3Cmr); Channel-3 Capture Register (Pwmch3Cr) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

18.10.11
Channel-3 PWM output Enable and External input
Enable Register (PWMCH3PEEER)
Base address : 0x4000_5300
Address offset : 0x28
Reset value : 0x0000_0000
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[1:0] PEEE – PWM output Enable and External input Enable
00 : PWM output is disable and external input is disable.
01 : PWM output is disable and external input is enable.
10 : PWM output is enable and external input is disable.
18.10.12

Channel-3 Capture Mode Register (PWMCH3CMR)

Base address : 0x4000_5300
Address offset : 0x2C
Reset value : 0x0000_0000
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[0] CM – Capture mode
0 : Timer/Counter is captured when external input signal is rising edge.
1 : Timer/Counter is captured when external input signal is falling edge.
18.10.13

Channel-3 Capture Register (PWMCH3CR)

Base address : 0x4000_5300
Address offset : 0x30
W7500 Datasheet Version1.0.0
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
23
22
21
20
res
res
res
res
7
6
5
4
res
res
res
res
23
22
21
20
res
res
res
res
7
6
5
4
res
res
res
res
19
18
17
16
res
res
res
res
3
2
1
0
res
res
PEEE
R/W
19
18
17
16
res
res
res
res
3
2
1
0
res
res
res
CM
R/W
334 / 512

Advertisement

Table of Contents
loading

Table of Contents