Figure 54. Master Transmit With Addr10=0 In The I2Cx_Ctr - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

Figure 54 shows the master operation using a 7-bit slave address.
I2Cx_TR = Slave Addr[7:0]

Figure 54. Master TRANSMIT with ADDR10=0 in the I2Cx_CTR

W7500 Datasheet Version1.0.0
Master
Transmisson
initial setting
CTEN in I2Cx_CTR
=1?
YES
I2Cx_TR = {Slave Addr[7:1] ,READ or
STA/ACK in I2Cx_CMD = 1
ACK in I2Cx_SR
=1?
YES
ACK in I2Cx_SR
=0?
YES
Write I2Cx_TR
ACK in I2Cx_SR
=1?
YES
ACK in I2Cx_SR
=0?
YES
End
NO
WRITE}
NO
NO
NO
NO
419 / 512

Advertisement

Table of Contents
loading

Table of Contents