Pc_04 Pad Control Register - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

15
14
13
12
11
res
res
res
res
res
[1:0] PC03_PUPD – Pull-up, Pull-down selection register of Pad PC_03
These bits are written by S/W.
00 : Neither
01 : pull-down
10 : pull-up
11 : Neither
[2] PC03_DS – Driving strength selection register of Pad PC_03
0 : Low driving strength
1 : High driving strength
[5] PC03_IE : Input buffer enable selection register of Pad PC_03
0 : Input buffer disable
1 : Input buffer enable
[6] PC03_CS – CMOS input or Summit trigger input selection register of Pad PC_03
0 : CMOS input buffer
1 : Summit trigger input buffer
14.4.37
Address offset : 0x090
Reset value : 0x0000_0030
31
30
29
28
res
res
res
res
15
14
13
12
11
res
res
res
res
res
[1:0] PC04_PUPD – Pull-up, Pull-down selection register of Pad PC_04
These bits are written by S/W.
00 : Neither
01 : pull-down
10 : pull-up
11 : Neither
[2] PC04_DS – Driving strength selection register of Pad PC_04
W7500 Datasheet Version1.0.0
10
9
8
7
res
res
res
res

PC_04 pad control register

27
26
25
res
res
res
10
9
8
7
res
res
res
res
6
5
PC03_CS
PC03_IE
res
R/W
R/W
24
23
22
21
res
res
res
res
6
5
PC04_CS
PC04_IE
res
R/W
R/W
4
3
2
res
PC03_DS
PC03_PUPD
R/W
20
19
18
res
res
res
4
3
2
res
PC04_DS
PC04_PUPD
R/W
215 / 512
1
0
R/W
17
16
res
res
1
0
R/W

Advertisement

Table of Contents
loading

Table of Contents