Gpiob Interrupt Type Clear Register(Gpiob_ Inttypeclr); Gpiob Interrupt Polarity Set Register(Gpiob_ Intpolset) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

31
30
29
res
res
res
15
14
13
ITS15
ITS14
ITS13
ITS12
R/W
R/W
R/W
R/W
[15:0] ITSy(y = 0..15)
WRITE as :
„0‟ is no effect
„1‟ is sets the interrupt type bit
READ as :
„0‟ is indicates for LOW or HIGH level
„1‟ is indicates for falling edge or rising edge
15.6.8

GPIOB Interrupt Type Clear Register(GPIOB_ INTTYPECLR)

Address offset: 0x002c
Reset value: 0x----
31
30
29
res
res
res
15
14
13
ITC15
ITC14
ITC13
ITC12
R/W
R/W
R/W
R/W
[15:0] ITCy(y = 0..15)
WRITE as :
„0‟ is no effect
„1‟ is clears the interrupt type bit
READ as :
„0‟ is indicates for LOW or HIGH level
„1‟ is indicates for falling edge or rising edge
15.6.9

GPIOB Interrupt Polarity Set Register(GPIOB_ INTPOLSET)

Address offset: 0x0030
Reset value: 0x----
W7500 Datasheet Version1.0.0
28
27
26
25
res
res
res
res
12
11
10
9
ITS11
ITS10
ITS9
R/W
R/W
R/W
28
27
26
25
res
res
res
res
12
11
10
9
ITC11
ITC10
ITC9
R/W
R/W
R/W
24
23
22
21
res
res
res
res
8
7
6
5
ITS8
ITS7
ITS6
ITS5
R/W
R/W
R/W
R/W
24
23
22
21
res
res
res
res
8
7
6
5
ITC8
ITC7
ITC6
ITC5
R/W
R/W
R/W
R/W
20
19
18
17
res
res
res
res
4
3
2
1
ITS4
ITS3
ITS2
ITS1
R/W
R/W
R/W
R/W
20
19
18
17
res
res
res
res
4
3
2
1
ITC4
ITC3
ITC2
ITC1
R/W
R/W
R/W
R/W
246 / 512
16
res
0
ITS0
R/W
16
res
0
ITC0
R/W

Advertisement

Table of Contents
loading

Table of Contents