Motorola MPC533 Reference Manual page 49

Table of Contents

Advertisement

Figure
Number
22-75
Ownership Trace Message ...................................................................................... 22-81
22-76
Error Message (Program/Data/Ownership Trace Overrun) .................................... 22-82
22-77
RCPU Development Access Multiplexing between READI and BDM Signals .... 22-82
22-78
DSDI Message Format............................................................................................ 22-83
22-79
DSDO Message Format .......................................................................................... 22-83
22-80
BDM Status Message Format ................................................................................. 22-84
22-81
Error Message (Invalid Message) Format............................................................... 22-84
22-82
RCPU Development Access Flow Diagram ........................................................... 22-86
22-83
RCPU Development Access Timing Diagram — Debug Mode
Entry Out-of-Reset ............................................................................................. 22-88
22-84
Transmission Sequence of DSDx Data Messages .................................................. 22-88
22-85
Error Message (Invalid Message) ........................................................................... 22-90
22-86
DSDI Data Message (Assert Non-Maskable Breakpoint) ...................................... 22-90
22-87
DSDI Data Message (CPU Instruction — rfi) ........................................................ 22-90
22-88
DSDO Data Message (CPU Data Out) ................................................................... 22-91
23-1
Pin Requirement on JTAG ........................................................................................ 23-1
23-2
Test Logic Block Diagram ........................................................................................ 23-3
23-3
TAP Controller State Machine .................................................................................. 23-3
23-4
Bypass Register......................................................................................................... 23-7
G-1
Instruction Compression Alternatives........................................................................ A-3
G-2
Addressing Instructions with Compressed Address................................................... A-4
G-3
Compressed Target Address Generation
by Direct Branches ................................................................................................ A-6
G-4
Branch Right Segment Compression #1 .................................................................... A-9
G-5
Branch Right Segment Compression #2 .................................................................... A-9
G-6
Global Bypass Instruction Layout............................................................................ A-10
G-7
CLASS_1 Instruction Layout................................................................................... A-10
G-8
CLASS_2 Instruction Layout....................................................................................A-11
G-9
CLASS_3 Instruction Layout................................................................................... A-12
G-10
CLASS_4 Instruction Layout................................................................................... A-13
G-11
Code Compression Process ...................................................................................... A-14
G-12
Code Decompression Process .................................................................................. A-15
0-1
I-Bus Support Control Register (ICTRL) ................................................................ A-21
G-13
ISCT_SER Bit Descriptions..................................................................................... A-23
G-14
Decompressor Class Configuration Registers1.................................. (DCCR0–15)A-24
I-1
Power Distribution Diagram — 5 V and Analog........................................................C-2
I-2
Crystal Oscillator Circuit ............................................................................................C-3
I-3
RC Filter Example ......................................................................................................C-4
I-4
Bypass Capacitors Example (Alternative) ..................................................................C-4
I-5
RC Filter Example ......................................................................................................C-5
I-6
LC Filter Example (Alternative) .................................................................................C-5
MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Figures
Title
Figures
Page
Number
xlix

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc534

Table of Contents