Development Port Data Register (Dpdr) - Freescale Semiconductor MPC850 User Manual

Mpc850 family integrated communications microprocessor
Table of Contents

Advertisement

Table 44-25. DER Field Descriptions (Continued)
Bits
Name
21
DTLBERE Implementation-specific DTLB error enable bit
22–27
28
LBRKE
29
IBRKE
30
EBRKE
31
DPIE

44.5.2.3 Development Port Data Register (DPDR)

The 32-bit development port data register (DPDR), SPR 630, resides in the development
port logic. It is used for data interchange between the core and the development system. The
DPDR is accessed by using mtspr and mfspr and implemented using a special bus cycle
on the internal bus. See Section 44.3.2.2.1, "Development Port Shift Register."
Reserved
Load/store breakpoint interrupt enable bit
0 Debug mode entry is disabled
1 Debug mode entry is enabled (reset value)
Instruction breakpoint interrupt enable bit
External breakpoint interrupt enable bit
Development port nonmaskable request enable bit
Chapter 44. System Development and Debugging
Development Support Programming Model
Description

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc850deMpc850dslMpc850sr

Table of Contents