Table of Contents
Advertisement
The assignment of the terminals:
Terminal
10
11
12
13
14
15
16
17
18
19
20
The internal power supply voltage for the module's circuitry is carried out via the I/O bus
(provided by a communication interface module or a CPU). Thus, the current consumption from
24 V DC power supply at the terminals L+/UP and M/ZP of the CPU/communication interface
module increases by 5 mA per AI562.
The external power supply connection is carried out via the UP (+24 V DC) and the ZP (0 V DC)
terminals.
2022/01/31
Signal
O0+
I0+
I0-
O1+
I1+
I1-
---
SG
SG
UP
ZP
NOTICE!
Risk of imprecise and faulty measurements!
Analog signals may be distorted seriously by external electromagnetic influ-
ences.
Use shielded wires when wiring analog signal sources. The cable shield must
be grounded at both ends of the cable. Provide a potential equalisation of a
low resistance to avoid high potential differences between different parts of the
plant.
3ADR010278, 3, en_US
O0+ 10
+
I0
+
1
1
−
I0
−
1
2
O1+ 13
+
I1+
14
−
I1−
15
−−−
16
SG
17
SG
18
UP
19
ZP
20
Description
Current source of channel 0
Sense input of channel 0
Return input of channel 0
Current source of channel 1
Sense input of channel 1
Return input of channel 1
Reserved
Shield grounding
Shield grounding
Process voltage UP (24 V DC)
Process voltage ZP (0 V DC)
Device specifications
I/O modules > Analog I/O modules
363
Hide quick links:
Advertisement
Table of Contents
