Delta AS Series Programming Manual page 152

Hide thumbs Also See for AS Series:
Table of Contents

Advertisement

1010
1011
1100
1101
1110
1111
b8-b15
Undefined (reserved)
*1: Refer to the HWCONFIG settings in ISPSoft for the user-defined baudrate.
*2: Refer to section 6.19.3 for the use of communication flags and registers.
6.
Clearing the device contents
 SM203/SM204/SM205
Device number
SM203/SM204
All non-latched areas are
cleared.
SM205
All latched areas are cleared.
Refer to Section 2.1.4 for more information on the latched areas in the device range.
7.
PLC error log
 SR40-SR161
SR40: The maximum number of error logs stored in SR40 is 20. If the number of the error logs exceeds the
maximum number 20, only 20 of them will be stored. Each error log occupies 6 registers.
SR41: The error log pointer points to the latest error log. When an error occurs, the value of the error log pointer
increases by one. The range of pointer values is 0–19. For example, the error log pointer points to the fourth error
log when the value in SR41 is 3. If the value in SR41 is 20, that means the number of error logs exceeds 20 and is
now in cycle.
SR42~SR161: The time of the error and the position where the error occurs are recorded in SR42–SR161. The lsot
column records the CPU (0) and the remote module number (1~15). The following table lists the corresponding
functions of these data registers.
Module
Number
Slot
ID
SR42
1
SR43
Low byte
SR48
2
SR49
Low byte
SR54
3
SR55
Low byte
Undefined
(16#A)
Undefined
(16#B)
Undefined
(16#C)
Undefined
(16#D)
Undefined
(16#E)
(16#F)
User-defined
The non-latched areas in the input relays, the output relays, the stepping relays, and
the auxiliary relays are cleared.
The non-latched areas in the timers, the counters, and the 32-bit counters are
cleared.
The non-latched areas in the data registers and the index registers are cleared.
The watchdog timer does not act during this period of time.
The latched areas in the timers, counters, and 32-bit counters are cleared.
The latched auxiliary relays are cleared.
The latched data registers are cleared.
The watchdog timer does not act during this period of time.
Error
code
Year
Month
SR45 High
SR45 Low
SR44
byte
byte
SR51 High
SR51 Low
SR50
byte
byte
SR57 High
SR57 Low
SR56
byte
byte
*1
Device which is cleared
Time when the error occurs
Day
Hour
SR46 High
SR46 Low
byte
byte
SR52 High
SR52 Low
byte
byte
SR58 High
SR58 Low
byte
byte
Cha p ter 2 De vices
Minute
Second
SR47 High
SR47 Low
byte
byte
SR53 High
SR53 Low
byte
byte
SR59 High
SR59 Low
byte
byte
2 - 1 2 9
2_

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents