Agilent Technologies 8960 Series Reference Manual page 175

an Enable Register, and a Summary Message Bit.
1HJDWLYH 7UDQVLWLRQ )LOWHU
3RVLWLYH 7UDQVLWLRQ )LOWHU
&RQGLWLRQ 5HJLVWHU
Condition Register
A condition is a test set state that is either TRUE or FALSE (a GPIB command error has occurred or a GPIB
command error has not occurred). Each bit in a Condition Register is assigned to a particular test set state. A
Condition Register continuously monitors the hardware and firmware states assigned to it. There is no
latching or buffering of any bits in a Condition Register; it is updated in real time. Condition Registers are
read-only. Condition Registers in the test set are 16 bits long and may contain unused bits. All unused bits
return a zero value when read.
Transition Filters In the test set, the Transition Filters are implemented as two registers: a 16-bit positive
transition (PTR) register and a 16-bit negative transition (NTR) register.
For each bit in the Condition Register, a Transition Filter bit determines the state transitions which will set a
corresponding bit in the Event Register. Transition Filters may be set to pass positive transitions (PTR),
negative transitions (NTR) or either (PTR or NTR). A positive transition refers to a condition bit which has
changed from 0 to 1. A negative transition refers to a condition bit which has changed from 1 to 0.
A positive transition of a bit in the Condition register will be latched in the Event Register if the corresponding
bit in the positive transition filter is set to 1. A positive transition of a bit in the Condition register will not be
latched in the Event Register if the corresponding bit in the positive transition filter is set to 0.
A negative transition of a bit in the Condition register will be latched in the Event Register if the





3RVLWLYH DQG 1HJDWLYH
7UDQVLWLRQ )LOWHUV VHOHFW
ZKLFK WUDQVLWLRQV RI
&RQGLWLRQ %LWV ZLOO VHW
FRUUHVSRQGLQJ (YHQW %LWV
(YHQW 5HJLVWHU
/DWFKHG &RQGLWLRQV





/RJLFDO 25
S:\Hp8960\E1963A WCDMA\4.0 release\Reference Guide\Chapters\wcdma_prog_status_reg.fm
Status Subsystem Overview
(YHQW (QDEOH 5HJLVWHU
6HOHFWV ZKLFK (YHQWV FDQ VHW
WKH 6XPPDU\ 0HVVDJH %LW





6XPPDU\ 0HVVDJH %LW
175