Flash Operation Command Register - Ocmr - Holtek HT32F52220 User Manual

32-bit microcontroller with arm cortex-m0+ core
Table of Contents

Advertisement

32-Bit Arm
®
Cortex
®
-M0+ MCU
HT32F52220/HT32F52230
Flash Operation Command Register – OCMR
This register is used to specify the Flash operation commands that include word program, page erase and mass
erase.
Offset:
0x00C
Reset value: 0x0000_0000
31
Type/Reset
23
Type/Reset
15
Type/Reset
7
Type/Reset
Bits
Field
[3:0]
CMD
Rev. 1.10
30
29
28
22
21
20
14
13
12
6
5
4
Reserved
Descriptions
Flash Operation Command
The following table shows the definitions of the operation command bits, CMD [3:0],
which specify the Flash memory operation. If an invalid command is set and the
IOCMIEN bit is set to 1, an Invalid Operation Command interrupt will occur.
CMD [3:0]
0x0
Idle (default)
0x4
Word program
0x8
Page erase
0xA
Mass erase
Others
Reserved
43 of 366
27
26
Reserved
19
18
Reserved
11
10
Reserved
3
2
CMD
RW
0 RW
0 RW
Description
25
24
17
16
9
8
1
0
0 RW
0
November 09, 2018

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the HT32F52220 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Ht32f52230

Table of Contents