32-Bit Arm
®
Cortex
®
-M0+ MCU
HT32F52220/HT32F52230
Trigger Controller
The trigger controller is used to select the trigger source and setup the trigger level or edge trigger
condition. For the internal trigger input, it can be selected by the Trigger Selection bits TRSEL in
the TRCFR register. For all the trigger sources except the UEVG bit software trigger, the internal
edge detection circuitry will generate a clock pulse at each trigger signal rising edge to stimulate
some SCTM functions which are triggered by a trigger signal rising edge.
Trigger Controller Block = Edge Trigger Mux + Level Trigger Mux
Edge Trigger = Channel input
Edge Trigger Mux
0
TISED
TIBED
Reserved
Reserved
Reserved
Reserved
Level Trigger Source = Channel input + Software UEV1G bit
Level Trigger Mux
SW Set
UEV1G Bit
TIS
0
Reserved
Reserved
Reserved
Reserved
Figure 66. Trigger Control Block
Rev. 1.10
TRSEL[2:0]
000
001
010
STIED_S1
011
others
TRSEL[2:0]
000
001
010
STI_S1
011
others
245 of 366
000
001
Reserved
010
011
Reserved
STIED_S0
others
Reserved
TRSEL[3]
000
001
Reserved
010
Reserved
011
others
Reserved
STI_S0
TRSEL[3]
0
STIED
1
TRCED
0
STI
1
November 09, 2018
Need help?
Do you have a question about the HT32F52220 and is the answer not in the manual?