Download Print this page

Epson S1C31D50 Technical Instructions page 34

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

2.2.4. Initialization Conditions (Reset Groups)
A different initialization condition is set for the CPU registers and peripheral circuit control bits,
individually. The reset group refers to an initialization condition. Initialization is performed when a
reset source included in a reset group issues a reset request. Table 2.2.4.1 lists the reset groups. For
the reset group to initialize the registers and control bits, refer to the "CPU and Debugger" chapter or
"Control Registers" in each peripheral circuit chapter.
Reset group
H0
H1
S0
2-6
Table 2.2.4.1 List of
Reset source
#RESET pin POR and BOR
Reset request from the CPU
Key-entry reset
Supply voltage detector reset
Watchdog timer reset
#RESET pin POR and BOR
Reset request from the CPU
Peripheral circuit software
reset (MODEN and SFTRST
bits. The software reset
operations de- pend on the
peripheral circuit.
Seiko Epson Corporation
Groups
Reset
Reset cancelation timing
Reset state is maintained for the reset
hold time tRSTR after the reset
request is canceled.
Reset state is canceled immediately
after the reset request is canceled.
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)

Advertisement

loading