Download Print this page

Epson S1C31D50 Technical Instructions page 115

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

8.3. Control Registers
Pxy–xz Universal Port Multiplexer Setting Register
Register name
Bit
UPMUXPxMUXn
15–13
12–11
10–8
7–5
4–3
2–0
*1: 'x' in the register name refers to a port group number and 'n' refers to a register number (0–3).
*2: 'x' in the bit name refers to a port group number, 'y' refers to an even port number (0, 2, 4, 6), and 'z' refers to an
odd port number (z = y + 1).
Bits 15–13
PxzPPFNC[2:0]
Bits 7–5
PxyPPFNC[2:0]
These bits specify the peripheral I/O function to be assigned to the port. (See Table 8.3.1.)
Bits 12–11
PxzPERICH[1:0]
Bits 4–3
PxyPERICH[1:0]
These bits specify a peripheral circuit channel number. (See Table 8.3.1.)
Bits 10–8
PxzPERISEL[2:0]
Bits 2–0
PxyPERISEL[2:0]
These bits specify a peripheral circuit. (See Table 8.3.1.)
0x0
UPMUXPxMUXn.
None *
PxyPPFNC[2:0] bits
(Peripheral I/O
function)
0x0
None *
0x1
0x2
0x3
Reserved
0x4
0x5
0x6
0x7
* "None" means no assignment. Selecting this will put the Pxy pin into Hi-Z status when peripheral I/O function 1 is
selected and enabled in the I/O port.
Note:
Do not assign a peripheral input function to two or more I/O ports. Although the I/O ports output the
same waveforms when an output function is assigned to two or more I/O port, a skew oc- curs due
to the internal delay.
8-2
Bit name
Initial
PxzPPFNC[2:0]
0x0
PxzPERICH[1:0]
0x0
PxzPERISEL[2:0]
0x0
PxyPPFNC[2:0]
0x0
PxyPERICH[1:0]
0x0
PxyPERISEL[2:0]
0x0
Table 8.3.1 Peripheral I/O Function Selections
UPMUXPxMUXn.PxyPERISEL[2:0] bits (Peripheral circuit)
0x1
0x2
I2C
SPIA
UPMUXPxMUXn.PxyPERICH[1:0] bits (Peripheral circuit channel)
0x0–0x1
0x0
0x0–0x2
Ch.0–2
Ch.0-2
None *
None *
SCLn
SDIn
SDAn
SDOn
USOUTn
SPICLKn
#SPISSn
Reserved
Reserved
Reserved
Seiko Epson Corporation
Reset
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
0x3
0x4
0x5
UART3
T16B
Reserved
0x0–0x1
Ch.0–2
Ch.0–1
None *
None *
None *
TOUTn0/
USINn
CAPn0
TOUTn1/
CAPn1
TOUTn2/
CAPn2
Reserved
TOUTn3/
CAPn3
Reserved
Reserved
Reserved
Remarks
0x6
0x7
Reserved
Reserved
None *
None *
Reserved
Reserved
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)

Advertisement

loading