Download Print this page

Epson S1C31D50 Technical Instructions page 234

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

QSPI Ch.n Remapping Start Address High Register
Register name
Bit
QSPI_nRMADRH
15–4
3-0
Bits 15–4
RMADR[31:20]
These bits specify the high-order 12 bits of the external Flash memory area start address
(assumed as 32 bits) to be remapped to the system memory area allocated for memory
mapped access mode. When the external Flash memory is read using the memory mapped
access function, the value specified here is added, as an offset, to the relative address in
the memory mapped access area to generate the external Flash memory address to
actually be accessed.
Note:
Make sure the QSPI_nMMACFG2.MMAEN = 0 when altering the QSPI_nRMADRH.
RMADR[31:20] bits.
Memory mapped
Bits 3–0 Reserved
15-40
Bit name
Initial
RMADR[31:20]
0x000
0x0
C31 system
memory
access area
Figure 15.8.1 External Flash Memory Remapping
Seiko Epson Corporation
Reset
R/W
H0
R/W
R/W
External flash memory
0x N fffff
RMADR = N
0x N 00000
0x000fffff
RMADR = 0
0x00000000
(N = QSPI_nRMADRH.RMADR[31:20] setting value)
Remarks
Offset = N
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)

Advertisement

loading