Advertisement
7.6. Control Registers
This section describes the same control registers of all port groups as a single register. For the
register and bit con- figurations in each port group and their initial values, refer to "Control Register
and Port Function Configuration of this IC."
Px Port Data Register
Register name
Bit
PPORTPxDAT
15–8
7–0
*1: This register is effective when the GPIO function is selected.
*2: The bit configuration differs depending on the port group.
*3: The initial value may be changed by the port.
Bits 15–8
PxOUT[7:0]
These bits are used to set data to be output from the GPIO port pins.
1 (R/W): Output high level from the port pin
0 (R/W): Output low level from the port pin
When output is enabled (PPORTPxIOEN.PxOENy bit = 1), the port pin outputs the data set
here. Al- though data can be written when output is disabled (PPORTPxIOEN.PxOENy bit =
0), it does not affect the pin status. These bits do not affect the outputs when the port is
used as a peripheral I/O function.
Bits 7–0
PxIN[7:0]
The GPIO port pin status can be read out from these bits.
1 (R): Port pin = High level
0 (R): Port pin = Low level
The port pin status can be read out when input is enabled (PPORTPxIOEN.PxIENy bit = 1).
When in- put is disabled (PPORTPxIOEN.PxIENy bit = 0), these bits are always read as 0.
When the port is used for a peripheral I/O function, the input value cannot be read out
from these bits.
7-8
Bit name
Initial
PxOUT[7:0]
0x00
PxIN[7:0]
0x00
Seiko Epson Corporation
Reset
R/W
H0
R/W
H0
R
Remarks
–
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)
Advertisement
