Download Print this page

Epson S1C31D50 Technical Instructions page 128

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

10.5. Interrupts
RTCA has a function to generate the interrupts shown in Table 10.5.1.
Interrupt
Alarm
RTCAINTF.ALARMIF
1-day
RTCAINTF.T1DAYIF
1-hour
RTCAINTF.T1HURIF
1-minute
RTCAINTF.T1MINIF
1-second
RTCAINTF.T1SECIF
1/2-second
RTCAINTF.T1_2SECIF
1/4-second
RTCAINTF.T1_4SECIF
1/8-second
RTCAINTF.T1_8SECIF
1/32-second
RTCAINTF.T1_32SECIF
Stopwatch 1 Hz
RTCAINTF.SW1IF
Stopwatch 10 Hz
RTCAINTF.SW10IF
Stopwatch 100 Hz
RTCAINTF.SW100IF
Theoretical
RTCAINTF.RTCTRMIF
regulation
completion
1Hz counter
256 Hz
128 Hz
64 Hz
32Hz
16 Hz
8 Hz
4 Hz
2Hz
1 Hz
Interrupt flags
1/32-second interrupt
1/8-second interrupt
1/4-second interrupt
1/2-second interrupt
1-second interrupt
1-minute interrupt
1-hour interrupt
1-day interrupt
Notes:
1-second to 1/32-second interrupts occur after a lapse of 1/256 second from change of the 1
Hz counter value.
An alarm interrupt occurs after a lapse of 1/256 second from matching between the AM/PM (in
12H mode), hour, minute, and second counter value and the alarm setting value.
RTCA provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is
sent to the CPU core only when the interrupt flag, of which interrupt has been enabled by the
interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt" chapter.
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)
Table 10.5.1 RTCA Interrupt Function
Interrupt flag
Matching between the RTCAALM1–2
register contents and the real-time clock
counter contents
Day counter count up
Hour counter count up
Minute counter count up
Second counter count up
See Figure 10.5.1.
See Figure 10.5.1.
See Figure 10.5.1.
See Figure 10.5.1.
1/10-second counter overflow
1/10-second counter count up
1/100-second counter count up
At the end of theoretical regulation operation
Figure 10.5.1 RTCA Interrupt Timings
Seiko Epson Corporation
Set condition
Clear condition
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
Writing 1
10-7

Advertisement

loading