ROHS MC9S08QE128 Reference Manual page 81

Table of Contents

Advertisement

3. Clear the FCBEF flag in the FSTAT register by writing a 1 to FCBEF to launch the program
command.
If an address to be programmed is in a protected area of the flash block, the FPVIOL flag in the FSTAT
register will set and the program command will not launch. Once the program command has successfully
launched, the FCCF flag in the FSTAT register will set after the program operation has completed.
Clock Register
Written
Check
Command
Buffer Empty Check
Access Error and
Protection Violation
Check
Bit Polling for
Command Completion
Check
4.6.3.2.3
Burst Program Command
The burst program operation will program previously erased data in the flash memory using an embedded
algorithm.
While burst programming, two internal data registers operate as a buffer and a register (2-stage FIFO) so
that a second burst programming command along with the necessary data can be stored to the buffers while
the first burst programming command is still in progress. This pipelined operation allows a time
Freescale Semiconductor
START
Read: FCDIV register
no
FDIVLD
Set?
yes
Write: FCDIV register
Read: FSTAT register
FCBEF
Set?
yes
FACCERR/FPVIOL
Set?
no
Write: Flash Array Address
1.
and Program Data
Write: FCMD register
2.
Program Command 0x20
Write: FSTAT register
3.
Clear FCBEF 0x80
Read: FSTAT register
FCCF
Set?
yes
EXIT
Figure 4-17. Example Program Command Flow
MC9S08QE128 MCU Series Reference Manual, Rev. 2
NOTE: FCDIV needs to
be set after each reset
no
yes
Write: FSTAT register
Clear FACCERR/FPVIOL 0x30
no
Chapter 4 Memory
81

Hide quick links:

Advertisement

Table of Contents
loading

Related Products for ROHS MC9S08QE128

This manual is also suitable for:

Mc9s08qe96Mc9s08qe64

Table of Contents