ROHS MC9S08QE128 Reference Manual page 342

Table of Contents

Advertisement

Chapter 18 Debug Module (DBG) (128K)
18.4.4.3.7
A And Not B (Full Mode)
In the A And Not B trigger mode, comparator A compares to the address bus and comparator B compares
to the data bus. In the A And Not B trigger mode, if the match condition for A and Not B happen on the
same bus cycle, both the AF and BF flags in the DBGS register are set. If a match condition on only A or
only Not B occur no flags are set.
For Breakpoint tagging operation with an end-trigger type trace, only matches from Comparator A will be
used to determine if the Breakpoint conditions are met and Comparator B matches will be ignored.
Inside Range, A ≤ address ≤ B
18.4.4.3.8
In the Inside Range trigger mode, if the match condition for A and B happen on the same bus cycle, both
the AF and BF flags in the DBGS register are set. If a match condition on only A or only B occur no flags
are set.
18.4.4.3.9
Outside Range, address < A or address > B
In the Outside Range trigger mode, if the match condition for A or B is met, the corresponding flag in the
DBGS register is set.
The four control bits BEGIN and TRGSEL in DBGT, and BRKEN and TAG in DBGC, determine the basic
type of debug run as shown in Table 1.21. Some of the 16 possible combinations are not used (refer to the
notes at the end of the table).
BEGIN
TRGSEL
0
0
0
0
0
0
0
1
0
1
0
1
1
0
1
0
1
0
1
1
1
1
1
1
342
Table 18-21. Basic Types of Debug Runs
BRKEN
TAG
(1)
Fill FIFO until trigger address (No CPU breakpoint - keep
0
x
running)
Fill FIFO until trigger address, then force CPU breakpoint
1
0
Do not use
1
1
(1)
Fill FIFO until trigger opcode about to execute (No CPU
0
x
breakpoint - keep running)
Do not use
1
0
Fill FIFO until trigger opcode about to execute (trigger causes
1
1
CPU breakpoint)
(1)
Start FIFO at trigger address (No CPU breakpoint - keep
0
x
running)
Start FIFO at trigger address, force CPU breakpoint when
1
0
FIFO full
Do not use
1
1
(1)
Start FIFO at trigger opcode (No CPU breakpoint - keep
0
x
running)
Start FIFO at trigger opcode, force CPU breakpoint when FIFO
1
0
full
Do not use
1
1
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Type of Debug Run
(2)
(3)
(4)
(4)
Freescale Semiconductor

Hide quick links:

Advertisement

Table of Contents
loading

Related Products for ROHS MC9S08QE128

This manual is also suitable for:

Mc9s08qe96Mc9s08qe64

Table of Contents