ROHS MC9S08QE128 Reference Manual page 52

Table of Contents

Advertisement

Chapter 4 Memory
Extended Address
0x00000
When PPAGE 0 is
accessed through the
linear address pointer
or through the paging
window, the flash
memory is read.
0x03FFF
0x04000
0x07FFF
0x08000
0x0BFFF
0x0C000
0x0FFFF
52
DIRECT PAGE
PPAGE=0
REGISTERS
128 BYTES
RAM
6016 BYTES
HIGH
PAGE REGISTERS
FLASH
128 BYTES
16384 BYTES
RESERVED
2048 BYTES
FLASH
8064 BYTES
0x4000
PPAGE=1
FLASH
16384 BYTES
0x7FFF
0x8000
Paging Window -
Extended
addresses formed
with PPAGE and
A13:A0 of CPU
address
0xBFFF
0xC000
PPAGE=3
FLASH
16384 BYTES
0xFFFF
Figure 4-2. MC9S08QE96 Memory Map
MC9S08QE128 MCU Series Reference Manual, Rev. 2
CPU Address
0x0000
0x007F
0x0080
When the CPU
0x17FF
accesses PPAGE 0
0x1800
directly, RAM and
registers, when present,
take priority over flash
0x187F
memory.
0x1880
0x207F
0x2080
0x3FFF
PPAGE=4
PPAGE=3
PPAGE=2
PPAGE=1
PPAGE=0
FLASH
16384 BYTES
PPAGE=7
PPAGE=6
RESERVED
16384 BYTES
PPAGE=5
FLASH
16384 BYTES
Freescale Semiconductor

Hide quick links:

Advertisement

Table of Contents
loading

Related Products for ROHS MC9S08QE128

This manual is also suitable for:

Mc9s08qe96Mc9s08qe64

Table of Contents