Table of Contents
Advertisement
When the TPM is configured for center-aligned PWM (and ELSnB:ELSnA not = 0:0), the data direction
for all channels in this TPM are overridden, the TPMxCHn pins are forced to be outputs controlled by the
TPM, and the ELSnA bits control the polarity of each TPMxCHn output. If ELSnB:ELSnA=1:0, the
corresponding TPMxCHn pin is cleared when the timer counter is counting up, and the channel value
register matches the timer counter; the TPMxCHn pin is set when the timer counter is counting down, and
the channel value register matches the timer counter. If ELSnA=1, the corresponding TPMxCHn pin is set
when the timer counter is counting up and the channel value register matches the timer counter; the
TPMxCHn pin is cleared when the timer counter is counting down and the channel value register matches
the timer counter.
TPMxMODH:TPMxMODL = 0x0008
TPMxMODH:TPMxMODL = 0x0005
TPMxCNTH:TPMxCNTL
...
TPMxCHn
CHnF BIT
TOF BIT
TPMxMODH:TPMxMODL = 0x0008
TPMxMODH:TPMxMODL = 0x0005
TPMxCNTH:TPMxCNTL
...
TPMxCHn
CHnF BIT
TOF BIT
Freescale Semiconductor
7
8
7
6
5
4
3
Figure 16-5. High-True Pulse of a Center-Aligned PWM
7
8
7
6
5
4
3
Figure 16-6. Low-True Pulse of a Center-Aligned PWM
MC9S08QE128 MCU Series Reference Manual, Rev. 2
2
1
0
1
2
3
4
2
1
0
1
2
3
4
Timer/PWM Module (S08TPMV3)
5
6
7
8
7
6
5
6
7
8
7
6
5
...
5
...
291
- Quick Links:
- Devices in the Mc9S08Qe128 Series
Hide quick links:
Advertisement
Table of Contents
