About This Book - Motorola DSP56800 Manual

16-bit digital signal processor
Table of Contents

Advertisement

About This Book

This manual describes the central processing unit of the DSP56800 Family in detail. It is intended to be
used with the appropriate DSP56800 Family member user's manual, which describes the central
processing unit, programming models, and details of the instruction set. The appropriate DSP56800
Family member technical data sheet provides timing, pinout, and packaging descriptions.
This manual provides practical information to help the user accomplish the following:
Understand the operation and instruction set of the DSP56800 Family
Write code for DSP algorithms
Write code for general control tasks
Write code for communication routines
Write code for data manipulation algorithms
Audience
The information in this manual is intended to assist design and software engineers with integrating a
DSP56800 Family device into a design and with developing application software.
Organization
Information in this manual is organized into chapters by topic. The contents of the chapters are as follows:
Chapter 1, "Introduction." This section introduces the DSP56800 core architecture and its application. It
also provides the novice with a brief overview of digital signal processing.
Chapter 2, "Core Architecture Overview." The DSP56800 core architecture consists of the data
arithmetic logic unit (ALU), address generation unit (AGU), program controller, bus and bit-manipulation
unit, and a JTAG/On-Chip Emulation (OnCE ™ ) port. This section describes each subsystem and the buses
interconnecting the major components in the DSP56800 central processing module.
Chapter 3, "Data Arithmetic Logic Unit." This section describes the data ALU architecture, its
programming model, an introduction to fractional and integer arithmetic, and a discussion of other topics
such as unsigned and multi-precision arithmetic on the DSP56800 Family.
Chapter 4, "Address Generation Unit." This section specifically describes the AGU architecture and its
programming model, addressing modes, and address modifiers.
Chapter 5, "Program Controller." This section describes in detail the program controller architecture, its
programming model, and hardware looping. Note, however, that the different processing states of the
DSP56800 core, including interrupt processing, are described in Chapter 7, "Interrupts and the Processing
States."
xxi

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents