Motorola DSP56800 Manual page 23

16-bit digital signal processor
Table of Contents

Advertisement

Conventions
This document uses the following notational conventions:
Bits within registers are always listed from most significant bit (MSB) to least significant bit (LSB).
Bits within a register are formatted AA[n:0] when more than one bit is involved in a description.
For purposes of description, the bits are presented as if they are contiguous within a register.
However, this is not always the case. Refer to the programming model diagrams or to the
programmer's sheets to see the exact location of bits within a register.
When a bit is described as "set," its value is set to 1. When a bit is described as "cleared," its value
is set to 0.
Memory addresses in the separate program and data memory spaces are differentiated by a
one-letter prefix. Data memory addresses are preceded by "X:" while program memory addresses
have a "P:" prefix. For example, "P:$0200" indicates a location in program memory.
Hex values are indicated with a dollar sign ($) preceding the hex value, as follows: $FFFB is the X
memory address for the Interrupt Priority Register (IPR).
Code examples are displayed in a monospaced font, as follows:
BFSET #$0007,X:PCC ; Configure:
Definitions, Acronyms, and Abbreviations
The following terms appear frequently in this manual:
DSP
JTAG
OnCE™
ALU
AGU
A complete list of relevant terms is included in the Glossary at the end of this manual.
; MISO0, MOSI0, SCK0 for SPI master
; ~SS0 as PC3 for GPIO
digital signal processor
Joint Test Action Group
On-Chip Emulation
arithmetic logic unit
address generation unit
line 1
line 2
line 3
xxiii

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents