Table of Contents
Advertisement
REP
Condition Codes Affected:
15
14
LF
*
Instruction Fields:
Operation
REP
Timing:
6 oscillator clock cycles
Memory:
1 program word
Repeat Next Instruction
MR
13
12
11
10
9
*
*
*
*
I1
L
— Set if data limiting occurred using A or B as source operands
Operands
C
#xx
6
DDDDD
6
Instruction Set Details
CCR
8
7
6
5
4
I0 SZ
L
E
U
N
W
1
Hardware repeat of a one-word instruction with
immediate loop count
1
Hardware repeat of a one-word instruction with loop
count specified in register
Any register allowed except: SP, M01, SR, OMR,
and HWS
REP
3
2
1
0
Z
V
C
Comments
A-149
- Quick Links:
- Dsp56800 Family Architecture
Hide quick links:
Advertisement
Chapters
Table of Contents
