Table of Contents
Advertisement
Chapter 14 PLL Interface
4.Registers
4. Registers
4.1 PLL Control Registers
Controls the PLL multiplier ratio (divide-by-M and divide-by-N) and the automatic clock gear up/down function.
• PLLDIVM: Address 048Ch (Access: Byte, Halfword, Word)
7
6
-
-
0
0
0
0
R0/W0
R0/W0
(See
"Meaning of Bit Attribute Symbols (Page
• Bit7-4: Reserved bits. Always write "0" to these bits.
• Bit3-0: PLL divide-by-M selection
DVM3-DVM0
0000
0001
0010
0011
0100
0101
0110
0111
......
1111
(Note)
Even though it is possible to select no division ratio (:1) for the divide-by-M counter it is not
recommended. The resulting output clock will have an odd clock duty ratio (direct PLL output).
Always select at least a division ratio > 1 and an even division ratio (:2, :4, :6, etc.).
(Note)
Even though it is possible to select an odd division ratio (:3, :5, :7, etc.) for the divide-by-M counter it
is not recommended. The resulting output clock will have an odd clock duty ratio. Always select an
even division ratio (:2, :4, :6, etc.).
(Note)
The register value can not be changed once PLL is selected as clock source (CLKS[1:0]="10").
(Note)
It is strongly recommended to disable the PLL (CLKR.PLL1EN=0) while or after changing the
PLLDIVM and PLLDIVN registers and to enable the PLL (CLKR.PLL1EN=1) afterwards.
• PLLDIVN: Address 048Dh (Access: Byte, Halfword, Word)
7
6
-
-
0
0
0
0
R0/WX
R0/WX
208
5
4
3
-
-
DVM3
0
0
0
0
0
X
R0/W0
R0/W0
R/W
PLL output divided-by-M (generates Φ: Base clock)
5
4
3
DVN5
DVN4
DVN3
0
0
0
X
X
X
R/W
R/W
R/W
2
1
DVM2
DVM1
0
0
X
X
R/W
R/W
No.10)" for details of the attributes.)
) : 1 (no division)
Source (F
CL-PLL
) : 2 (division by 2)
Source (F
CL-PLL
) : 3 (division by 3)
Source (F
CL-PLL
) : 4 (division by 4)
Source (F
CL-PLL
) : 5 (division by 5)
Source (F
CL-PLL
) : 6 (division by 6)
Source (F
CL-PLL
) : 7 (division by 7)
Source (F
CL-PLL
) : 8 (division by 8)
Source (F
CL-PLL
.....
) : 16 (division by 16)
Source (F
CL-PLL
2
1
DVN2
DVN1
0
0
X
X
R/W
R/W
0
bit
DVM0
Initial value (
INIT pin input,
0
watchdog reset
Initial value
X
(Software reset)
R/W
Attribute
0
bit
DVN0
Initial value (
INIT pin input,
0
watchdog reset
Initial value
X
(Software reset)
R/W
Attribute
)
)
Advertisement
Table of Contents
