Table of Contents
Advertisement
Chapter 49 Real-Time Clock
5.Operation
5. Operation
This section describes Real-time Clock operation.
ST
ST
21 bit down counter
Half
Second
Second
Hour/
Minute/
Second
counters
Minute
Hour
WTSR
WTMR
WTHR
WTBR(0 -2)
RUN
STOP
(1)
The start bit (ST) is set to "1" and then "0". (Register initialization operation)
(2)
This (ST="0") resets to 0 and stops the 21 bit down counter and the hour/minute/second timers.
(3)
• The software writes hour, minute, and second values to the hour/minute/second registers, WTHR/
WTMR/WTSR.
• The software writes the appropriate values to the sub-second registers, WTBR0/WTBR1/WTBR2.
• The interrupt request bits (INT0, INT1, INT2, INT3 and INT4) are initialized, and the interrupt request
enable bits (INTE0, INTE1, INTE2, INT3 and INTE4) are set to "interrupts enabled".
(4)
The start bit (ST) is set to "1".
(5)
This (ST="1") causes the values of the hour/minute/second registers, WTHR/WTMR/WTSR, to be
loaded to the hour/minute/second timers.
(6)
The values of the sub-second registers, WTBR0/WTBR1/WTBR2, are loaded to the 21 bit down
counter.
(7)
The run flag (RUN) is set to "1".
(8)
The 21 bit down counter begins counting at the mainclock divided by 2 (4/2 MHz), subclock divided by
2 (32.768/2 KHz) or RC clock divided by 2 (100/2 kHz).
(9)
When the 21 bit down counter reaches "000000
the 21 bit down counter, generating a half-second interrupt request. Each second half-second interrupt
a second interrupt will be generated.
956
(1)
(1)
(4)
(4)
(8)
(8)
(6)
(6)
(2)
(2)
Clear
S
S
(5)
(5)
(10)
(10)
(2)
(2)
Clear
(11)
(11)
M
M
(5)
(5)
(2)
(2)
Clear
H
H
(5)
(5)
(2)
(2)
Clear
(3)
(3) Hour/Minute/Second register values
(
(3) Sub-second values
(3)
(7)
(7)
Other circuits are stopped
(14)
(9)
(9)
(10)
(10)
(11)
(11)
(12)
(12)
(17)
(17)
", the value of the sub-second registers is loaded to
H
(19)
(19)
reload value
0000 h
0000 h
(20)
(20)
59S
59S
(20)
(20)
59M
59M
(20)
(20)
23H
23H
(20)
(20)
(20)
(20)
Advertisement
Table of Contents
