Table of Contents
Advertisement
Chapter 31 External Bus
7.Address/data Multiplex Interface
Figure 7-3 Timing Chart for the Address/Data Multiplex Interface (CSn -> RD/WRn Setup)
WRITE
Setting 1 for the CSn -> RD/WRn setup delay (AWR1) enables the multiplex address output cycle to be extended
by one cycle as shown in
Setup)", allowing the address to be latched directly to the rising edge of AS. Use this setting if you want to use
AS as an ALE (Address Latch Enable) strobe without using MCLK.
578
MCLK
A[31:0]
AS
CSn
RD
READ
D[31:16]
WR
D[31:16]
Figure 7-3
"Timing Chart for the Address/Data Multiplex Interface (CSn -> RD/WRn
address[31:0]
address[15:0]
data[15:0]
data[15:0]
address[15:0]
Advertisement
Table of Contents
