Capture/Compare Channels; Figure 182. Control Circuit In External Clock Mode 2 - ST STM32F446 Series Reference Manual

General-purpose timers (TIM2 to TIM5)
The delay between the rising edge on ETR and the actual clock of the counter is due to the
resynchronization circuit on the ETRP signal.
17.3.4

Capture/compare channels

Each Capture/Compare channel is built around a capture/compare register (including a
shadow register), a input stage for capture (with digital filter, multiplexing and prescaler) and
an output stage (with comparator and output control).
The following figure gives an overview of one Capture/Compare channel.
The input stage samples the corresponding TIx input to generate a filtered signal TIxF.
Then, an edge detector with polarity selection generates a signal (TIxFPx) which can be
used as trigger input by the slave mode controller or as the capture command. It is
prescaled before the capture register (ICxPS).
536/1328

Figure 182. Control circuit in external clock mode 2

RM0390 Rev 4
RM0390