Table 174. Example Of Possible Audio Frequency Sampling Range - ST STM32F446 Series Reference Manual

Serial audio interface (SAI)
Input sai_x_ker_ck
clock frequency
192 kHz x 256
44.1 kHz x 256
sai_x_ker_ck =
MCLK
1. This may happen when the product clock controller selects an external clock source, instead of PLL clock.
The master clock can be generated externally on an I/O pad for external decoders if the
corresponding audio block is declared as master with bit NODIV = 0 in the SAI_xCR1
register. In slave, the value set in this last bit is ignored since the clock generator is OFF,
and the MCLK_x I/O pin is released for use as a general purpose I/O.
The bit clock is derived from the master clock. The bit clock divider sets the divider factor
between the bit clock (SCK_x) and the master clock (MCLK_x) following the formula:
SCK_x = MCLK x (FRL[7:0] +1) / 256
where:
256 is the fixed ratio between MCLK and the audio frequency sampling.
FRL[7:0] is the number of bit clock cycles- 1 in the audio frame, configured in the
SAI_xFRCR register.
In master mode it is mandatory that (FRL[7:0] +1) is equal to a number with a power of 2
(refer to
MCLK_x pulses by bit clock cycle. The 50% duty cycle is guaranteed on the bit clock
(SCK_x).
The sai_x_ker_ck clock can also be equal to the bit clock frequency. In this case, NODIV bit
in the SAI_xCR1 register should be set and the value inside the MCKDIV divider and the bit
clock divider will be ignored. In this case, the number of bits per frame is fully configurable
without the need to be equal to a power of two.
The bit clock strobing edge on SCK can be configured by bit CKSTR in the SAI_xCR1
register.
Refer to
SPDIF mode.
942/1328

Table 174. Example of possible audio frequency sampling range

Most usual audio frequency
(1)
Section 28.3.6: Frame
Section 28.3.11: SPDIF output
sampling achievable
192 kHz
96 kHz
48 kHz
16 kHz
8 kHz
44.1 kHz
22.05 kHz
11.025 kHz
MCLK
synchronization) to obtain an even integer number of
for details on clock generator programming in
RM0390 Rev 4
RM0390
MCKDIV[3:0]
MCKDIV[3:0] = 0000
MCKDIV[3:0] = 0001
MCKDIV[3:0] = 0010
MCKDIV[3:0] = 0110
MCKDIV[3:0] = 1100
MCKDIV[3:0] = 0000
MCKDIV[3:0] = 0001
MCKDIV[3:0] = 0010
MCKDIV[3:0] = 0000