Rcc Spread Spectrum Clock Generation Register (Rcc_Sscgr) - ST STM32F446 Series Reference Manual

Reset and clock control (RCC)
Bit 28 SFTRSTF: Software reset flag
Bit 27 PORRSTF: POR/PDR reset flag
Bit 26 PINRSTF: PIN reset flag
Bit 25 BORRSTF: BOR reset flag
Bit 24 RMVF: Remove reset flag
Bits 23:2 Reserved, must be kept at reset value.
Bit 1 LSIRDY: Internal low-speed oscillator ready
Bit 0 LSION: Internal low-speed oscillator enable
6.3.22

RCC spread spectrum clock generation register (RCC_SSCGR)

Address offset: 0x80
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access.
The spread spectrum clock generation is available only for the main PLL.
The RCC_SSCGR register must be written either before the main PLL is enabled or after
the main PLL disabled.
Note: For full details about PLL spread spectrum clock generation (SSCG) characteristics, refer to
the "Electrical characteristics" section in your device datasheet.
162/1328
This bit is set by hardware when a software reset occurs.
Cleared by writing to the RMVF bit.
0: No software reset occurred
1: Software reset occurred
This bit is set by hardware when a POR/PDR reset occurs.
Cleared by writing to the RMVF bit.
0: No POR/PDR reset occurred
1: POR/PDR reset occurred
This bit is set by hardware when a reset from the NRST pin occurs.
Cleared by writing to the RMVF bit.
0: No reset from NRST pin occurred
1: Reset from NRST pin occurred
Cleared by software by writing the RMVF bit.
This bit is set by hardware when a POR/PDR or BOR reset occurs.
0: No POR/PDR or BOR reset occurred
1: POR/PDR or BOR reset occurred
This bit is set by software to clear the reset flags.
0: No effect
1: Clear the reset flags
This bit is set and cleared by hardware to indicate when the internal RC 40 kHz oscillator is
stable. After the LSION bit is cleared, LSIRDY goes low after 3 LSI clock cycles.
0: LSI RC oscillator not ready
1: LSI RC oscillator ready
This bit is set and cleared by software.
0: LSI RC oscillator OFF
1: LSI RC oscillator ON
RM0390 Rev 4
RM0390