Hardware Flow Control; Figure 299. Reception Using Dma; Figure 300. Hardware Flow Control Between 2 Usarts - ST STM32F446 Series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F446 Series:

Table of Contents

Universal synchronous asynchronous receiver transmitter (USART)

Error flagging and interrupt generation in multibuffer communication

In case of multibuffer communication if any error occurs during the transaction the error flag

will be asserted after the current byte. An interrupt will be generated if the interrupt enable

flag is set. For framing error, overrun error and noise flag that are asserted with RXNE in

case of single byte reception, there will be separate error flag interrupt enable bit (EIE bit in

the USART_CR3 register), which if set will issue an interrupt after the current byte with

either of these errors.

Hardware flow control

It is possible to control the serial data flow between 2 devices by using the nCTS input and

the nRTS output. The

RTS and CTS flow control can be enabled independently by writing respectively RTSE and

CTSE bits to 1 (in the USART_CR3 register).

shows how to connect 2 devices in this mode:

RM0390 Rev 4

Table of Contents

Do you have a question about the STM32F446 Series and is the answer not in the manual?