Error Conditions; Figure 270. Bus Transfer Diagrams For Smbus Master Receiver - ST STM32F446 Series Reference Manual

RM0390
23.4.14

Error conditions

The following are the error conditions which may cause communication to fail.
Bus error (BERR)
A bus error is detected when a START or a STOP condition is detected and is not located
after a multiple of 9 SCL clock pulses. A START or a STOP condition is detected when a
SDA edge occurs while SCL is high.
The bus error flag is set only if the FMPI2C is involved in the transfer as master or
addressed slave (i.e not during the address phase in slave mode).
Fast-mode Plus Inter-integrated circuit (FMPI2C) interface

Figure 270. Bus transfer diagrams for SMBus master receiver

RM0390 Rev 4 737/1328
758