Sdio Data Counter Register (Sdio_Dcount); Sdio Status Register (Sdio_Sta) - ST STM32F446 Series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F446 Series:

Table of Contents

SDIO data counter register (SDIO_DCOUNT)

Address offset: 0x30

Reset value: 0x0000 0000

The SDIO_DCOUNT register loads the value from the data length register (see

SDIO_DLEN) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As

data is transferred, the counter decrements the value until it reaches 0. The DPSM then

moves to the Idle state and the data status end flag, DATAEND, is set.

Bits 31:25 Reserved, must be kept at reset value.

Bits 24:0 DATACOUNT: Data count value

When this bit is read, the number of remaining data bytes to be transferred is returned. Write

has no effect.

This register should be read only when the data transfer is complete.

Address offset: 0x34

Reset value: 0x0000 0000

The SDIO_STA register is a read-only register. It contains two types of flag:

Static flags (bits [23:22,10:0]): these bits remain asserted until they are cleared by

writing to the SDIO Interrupt Clear register (see SDIO_ICR)

Dynamic flags (bits [21:11]): these bits change state depending on the state of the

underlying logic (for example, FIFO full and empty flags are asserted and deasserted

as data while written to the FIFO)

Bits 31:23 Reserved, must be kept at reset value.

Bit 22 SDIOIT: SDIO interrupt received

Bit 21 RXDAVL: Data available in receive FIFO

Secure digital input/output interface (SDIO)

DATACOUNT[15:0]

RM0390 Rev 4

DATACOUNT[24:16]

Table of Contents

Do you have a question about the STM32F446 Series and is the answer not in the manual?