Table 92. Adc Register Map And Reset Values (Common Adc Registers) - ST STM32F446 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F446 Series:
Table of Contents

Advertisement

Analog-to-digital converter (ADC)

Table 92. ADC register map and reset values (common ADC registers)

Offset
Register
ADC_CSR
0x00
Reset value
ADC_CCR
0x04
Reset value
ADC_CDR
0x08
Reset value
0
Refer to
400/1328
0
Regular DATA2[15:0]
0
0
0
0
0
0
0
0
Section 2.2.2 on page 56
0
0
0
0
0
0
ADC3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
for the register boundary addresses.
RM0390 Rev 4
0
0
0
0
0
0
0
ADC2
DELAY [3:0]
0
0
0
0
0
Regular DATA1[15:0]
0
0
0
0
0
0
0
0
0
RM0390
0
0
0
0
0
ADC1
MULTI [4:0]
0
0
0
0
0
0
0
0
0
0

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F446 Series and is the answer not in the manual?

This manual is also suitable for:

Rm0390

Table of Contents

Save PDF