Figure 126. Counter Timing Diagram, Internal Clock Divided By 4, Timx_Arr=0X36; Figure 127. Counter Timing Diagram, Internal Clock Divided By N - ST STM32F446 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F446 Series:
Table of Contents

Advertisement

RM0390
Advanced-control timers (TIM1&TIM8)

Figure 126. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36

1.
Center-aligned mode 2 or 3 is used with an UIF on overflow.

Figure 127. Counter timing diagram, internal clock divided by N

RM0390 Rev 4
461/1328
520

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F446 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Rm0390

Table of Contents

Save PDF