Toshiba TMPR4925 Manual page 472

64-bit tx system risc tx49 family
Table of Contents

Advertisement

15.4.14 Interrupt Pending Register (IRPND)
Indicates the status of each interrupt request regardless of the IRLVL 7-0 and IRMSK value.
31
30
29
28
IS30
IS29
IS28
Reserved
R
R
R
0
0
0
15
14
13
12
IS15
IS14
IS13
IS12
R
R
R
R
0
0
0
0
Bits
Mnemonic
Field Name
31
Reserved
30
IS30
Interrupt Status 30
29
IS29
Interrupt Status 29
28
IS28
Interrupt Status 28
27
IS27
Interrupt Status 27
26
IS26
Interrupt Status 26
25
IS25
Interrupt Status 25
24
IS24
Interrupt Status 24
23
IS23
Interrupt Status 23
22
IS22
Interrupt Status 22
21
IS21
Interrupt Status 21
Figure 15.4.14 Interrupt Pending Status Register (1/3)
27
26
25
24
IS27
IS26
IS25
IS24
IS23
R
R
R
R
0
0
0
0
11
10
9
8
IS11
IS9
IS8
IS7
Reserved
R
R
R
0
0
0
IRINTREQ[30] status (Initial value: 0, R)
This bit indicates the PCIPME interrupt status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[29] status (Initial value: 0, R)
This bit indicates the PCIERR error status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[28] status (Initial value: 0, R)
This bit indicates the CHI interrupt status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[27] status (Initial value: 0, R)
This bit indicates the ACLCPME error status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[26] status (Initial value: 0, R)
This bit indicates the ACLC error status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[27] status (Initial value: 0, R)
This bit indicates the RTC error status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[26] status (Initial value: 0, R)
This bit indicates the SPI error status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[23] status (Initial value: 0, R)
This bit indicates the TMR[2] interrupt status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[22] status (Initial value: 0, R)
This bit indicates the TMR[1] interrupt status.
1: Interrupt requests
0: No interrupt requests
IRINTREQ[21] status (Initial value: 0, R)
This bit indicates the TMR[0] interrupt status.
1: Interrupt requests
0: No interrupt requests
15-24
Chapter 15 Interrupt Controller
0xF680
23
22
21
20
19
IS22
IS21
IS20
IS19
R
R
R
R
R
0
0
0
0
0
7
6
5
4
3
IS6
IS5
IS4
IS3
R
R
R
R
R
0
0
0
0
0
Explanation
18
17
16
IS18
IS17
IS16
R
R
R
: Type
0
0
0
: Initial value
2
1
0
IS2
IS1
Reserved
R
R
: Type
0
0
: Initial value

Advertisement

Table of Contents
loading

Table of Contents