Table of Contents
Advertisement
8.5.15
External I/O Device – SRAM Dual Address Transfer
SYSCLK
CE* (SRAM)
CE* (I/O device)
ADDR [19:0]
ACE*
OE*
BUSSPRT*
SWE*
BWE*
DATA [31:0]
X
V
ACK*
DMAREQ[n]
DMAACK[n]
DMADONE*
Figure 8.5.16 Dual Address Transfer from External I/O Device to SRAM
f
X
X
X
X
X
X
V
V
V
V
V
V
V
(8-word Burst Transfer to 32-bit Bus SRAM)
8-52
Chapter 8 DMA Controller
f
f
f
f
Valid Valid Valid Valid Valid Valid Valid Valid
f
f
f
f
Advertisement
Table of Contents
