Configuration Data 3 Register (Pcicdata3) 0Xd1Ec - Toshiba TMPR4925 Manual

64-bit tx system risc tx49 family
Table of Contents

Advertisement

10.4.60 Configuration Data 3 Register (PCICDATA3)
31
ML
R/W
0x00
15
IP
R/W
0x00
Bits
Mnemonic
Field Name
Maximum
31:24
ML
Latency
23:16
MG
Minimum Grant
15:8
IP
Interrupt Pin
7:0
HT
Header Type
24
23
8
7
Max_Lat (Maximum Latency) (Initial value: 0x00, R/W)
This is the data loaded in the Max_Lat Register of the PCI Configuration Space.
Min_Gnt (Minimum Grant) (Initial value: 0x00, R/W)
This is the data loaded in the Min_Gnt Register of the PCI Configuration Space.
Interrupt Pin (Initial value: 0x00, R/W)
This is the data loaded in the Interrupt Pin Register of the PCI Configuration Space.
Header Type (Initial value: 0x00, R/W)
This is the data loaded in the Header Type Register of the PCI Configuration Space.
Figure 10.4.60 Configuration Data 3 Register
10-89
Chapter 10 PCI Controller
0xD1EC
MG
R/W
0x00
HT
R/W
0x00
Description
16
: Type
: Initial value
0
: Type
: Initial value

Advertisement

Table of Contents
loading

Table of Contents