G2P Interrupt Mask Register (G2Pmask) 0Xd068 - Toshiba TMPR4925 Manual

64-bit tx system risc tx49 family
Table of Contents

Advertisement

10.4.15 G2P Interrupt Mask Register (G2PMASK)
31
15
Reserved
Bits
Mnemonic
Field Name
31:7
Reserved
Master Direct
6
MDFEIE
Fatal Error
Interrupt Enable
5
MDPEIE
Master Direct
Parity Error
Interrupt Enable
4:2
Reserved
1
IDTTOEIE
TRDY Timeout
Error Interrupt
Enable
0
IDRTOEIE
Retry Timeout
Error Interrupt
Enable
Reserved
MDFEIE MDPEIE
Master Direct Fatal Error Interrupt Enable (Initial value: 0, R/W)
The initiator generates an interrupt when it detects a fatal error in a direct cycle.
1: Generates an interrupt.
0: Does not generate an interrupt.
Master Direct Parity Error Interrupt Enable (Initial value: 0, R/W)
The initiator generates an interrupt when it detects a parity error in a direct cycle.
1: Generates an interrupt.
0: Does not generate an interrupt.
Please write "0".
Initiator Detected TRDY Time Out Interrupt Enable (Initial value: 0, R/W)
The initiator generates an interrupt when it detects a TRDY timeout.
1: Generates an interrupt.
0: Does not generate an interrupt.
Initiator Detected Retry Time Out Interrupt Enable (Initial value: 0x0, R/W)
The initiator generates an interrupt when it detects a Retry timeout.
1: Generates an interrupt.
0: Does not generate an interrupt.
Figure 10.4.15 G2P Interrupt Mask Register
10-42
Chapter 10 PCI Controller
0xD068
6
5
4
Reserved
R/W
R/W
0
0
Description
16
: Type
: Initial value
2
1
0
IDTTOEIE IDRTOEIE
R/W
R/W : Type
0
0
: Initial value

Advertisement

Table of Contents
loading

Table of Contents